Turbo decoding apparatus and interleave-deinterleave apparatus

ABSTRACT

In an apparatus such as a turbo decoding apparatus in which it is necessary to carry out interleave operation and deinterleave operation, there are provided a memory unit ( 5 ) and a memory control unit ( 12 ) capable of changing data writing order and data reading order with respect to the memory unit ( 5 ) depending on whether data is to be interleaved or deinterleaved. With this arrangement, the single unit of memory ( 5 ) can function as an interleaver and a deinterleaver, thereby reducing the size and cost the device.

TECHNICAL FIELD

[0001] The present invention relates to a turbo decoding apparatus and interleave-deinterleave apparatus suitable for use in, for example, a communication system such as a mobile communication system.

BACKGROUND ART

[0002] In a conventional wireless communication field including a mobile communication or the like, a device of interleaver and corresponding deinterleaver are introduced to sort the data series in order to make a burst error, which tends to occur frequently at a particular portion of the data series, corrected more easily. That is, a transmitting signal is transmitted after interleaved by an interleaver on the transmitting side, and received on the receiving side, and then the signal is deinterleaved by a deinterleaver.

[0003] A conventional interleaver and deinterleaver will hereinafter be described.

[0004]FIG. 6(A) is a block diagram showing an arrangement of a conventional interleaver. As shown in FIG. 6(A), an interleaver 100 comprises an interleave RAM 101, a writing counter 102, a reading counter 103 and a reading address converting circuit 104. The interleaver 100 shown in FIG. 6(A) is arranged based on an assumption that the interleaver interleaves an input data series composed of 24×16=384 pieces of data (D000, D001, D002, . . . , D383) (i.e., the interleaver size=24×16).

[0005] In this case, the interleave RAM 101 (hereinafter denoted simply as “RAM 101”) is a unit for storing therein the input data series (D000, D001, D002, . . . , D383) for interleave operation. The writing counter 102 is a unit for counting the numbers from 0 to 383 sequentially and outputs the counted value as a writing address (A000, A001, A002, A383) for the RAM 101. Thus, the input data series are sequentially written in the RAM 101 at addresses from A000 to A383 in accordance with the writing address (A000 to A383).

[0006] The reading counter 103 is a unit for counting a series of numbers from 0 to 383 for generating the reading address for the RAM 101. The reading address converting circuit 104 is a unit for effecting an arithmetic operation expressed by x*16(mod383) on the counted number x (=0 to 383) supplied from the reading counter 103, thereby converting the series of counted numbers x generated from the reading counter 103 into one having a regular interval of 16. Thus, the series of reading addresses supplied to the RAM 101 becomes a series of addresses having a regular interval of 16 such that A000, A016, A032, . . . , A368, A001, A017, A033, . . . , An*16(mod383), A351, A367, A383.

[0007] If the interleaver 100 is arranged as described above, as shown in FIG. 6(B), when data is written into the memory, the counted value of the writing counter 102 directly serves as the writing address and the input data series (D000, D001, D002, . . . , D383) are written at the corresponding address regions in the RAM 101 sequentially. On the other hand, when data are read from the memory, data are read from address regions designated by the reading address which are generated at the regular interval of 16 from the reading address converting circuit 104.

[0008] In this way, the input data series (D000, D001, D002, D383) are interleaved, and as a result outputted like D016, D032, . . . , D368, D001, D017, D033, . . . , Dn*16(mod383), . . . , D351, D367, D383.

[0009] In other words, the interleave operation carried out in the present interleaver 100 can be illustrated as shown in FIG. 7, for example. That is, when data pieces of 24×16=384 are written into the RAM 101, the written data are arrayed in the direction indicated by an arrow A in this order while when the same data pieces are read from the memory, data pieces arrayed in the direction indicated by an arrow B are read in this order, whereby the interleave operation is accomplished (this manner of interleave operation is known as block interleave).

[0010] Meanwhile, FIG. 8(A) is a block diagram showing an arrangement of a conventional deinterleaver. As shown in FIG. 8(A), the deinterleaver 200 comprises a deinterleave RAM 201, a writing counter 202, a reading counter 203 and a reading address converting circuit 204. The deinterleaver 200 shown in FIG. 8(A) is arranged based on an assumption that the deinterleaver deals with an input data series composed of 16×24=384 pieces of data (D000, D001, D002, . . . , D383).

[0011] In this case, the deinterleave RAM 201 (hereinafter denoted simply as “RAM 201”) is a unit for storing therein the input data series (D000, D001, D002, . . . , D383) for interleave operation. The writing counter 202 is a unit for counting the numbers from 0 to 383 sequentially and outputs the counted value as a writing address (A000, A001, A002, A383) for the RAM 201. Thus, the input data series are sequentially written in the RAM 201 at addresses from A000 to A383 in accordance with the writing address (A000 to A383) The reading counter 203 is a unit for counting a series of numbers from 0 to 383 for generating the reading address for the RAM 201. The reading address converting circuit 204 is a unit for effecting an arithmetic operation expressed by x*24 (mod383) on the counted number x (=0 to 383) supplied from the reading counter 203, thereby converting the series of counted numbers x generated from the reading counter 203 comes to have a regular interval of 24. Thus, the series of reading addresses supplied to the RAM 201 becomes a series of addresses having a regular interval of 24 such that A000, A024, A048, . . . , A360, A001, A002, . . . , An*24(mod383), . . . , A335, A359, A383.

[0012] If the interleaver 200 is arranged as described above, as shown in FIG. 8(B), when data is written into the memory, the counted value of the writing counter 202 directly serves as the writing address and the input data series (D000, D001, D002, . . . , D383) are written in the RAM 201 at the corresponding address regions sequentially. On the other hand, when data are read from the memory, data are read from address regions designated by the reading address which are generated at the regular interval of 24 from the reading address converting circuit 204.

[0013] In this way, the input data series (D000, D001, D002, D383) are interleaved and as a result, outputted like D000, D024, D048, . . . , D360, D001, D025, . . . , Dn*24 (mod383), . . . , D335, D359, D383. In other words, the operation of the present interleaver 200 is equivalent to an interleave operation at a size of 16×24. That is, as for example shown in FIG. 9, when data pieces of 16×24=384 are written into the RAM 201, the written data are arrayed in the direction indicated by an arrow A in this order while when the same data pieces are read from the memory, data pieces arrayed in the direction indicated by an arrow B are read in this order.

[0014] Accordingly, if the input data series are interleaved by 24×16 in the above-described interleaver 100, and the resulting output data series (D000, D016, D032, . . . , D368, D001, D017, D033, . . . , Dn*16(mod383), . . . , D351, D367, D383) are supplied to the present deinterleaver 200, then writing and reading data series are carried out as shown in FIG. 8(C). That is, when writing is carried out, the output data series are written in the RAM 202 in the aforesaid order sequentially and when reading is carried out, data series are read at a regular interval of 24 addresses. As a result, the output data series are restored as one before the interleave operation (i.e., deinterleave operation is effected).

[0015] Meanwhile, recently, a new error correcting system known as “turbo encoding and turbo decoding” comes to be utilized. According to a communication system having the system of turbo encoding and turbo decoding applied thereto, transmitting information is encoded by an interleaver using a plurality of error correcting codes (recursive systematic convolutional code is often employed) on the transmitting side (in a turbo encoder). Then, on the receiving side (in a turbo decoder), the received information is subjected to an interleave operation, soft-output decoding, and deinterleave operation repeatedly by using an interleaver, a deinterleaver and a plurality of error correcting code (soft-output) decoders. Thus, errors attached to the transmitting information in the transmitting path are reduced as much as possible to restore the original transmitting information.

[0016]FIG. 10 is a block diagram showing an example of arrangement of a main portion of a communication system to which the aforesaid “turbo encoder and turbo decoder” is applied. As shown in FIG. 10, this communication system is arranged to include a turbo encoder 300 on the transmitting side while a turbo decoder (turbo decoding unit) 400 on the receiving side with a desired communication path (radio communication network and so on) 500 interposed therebetween. The turbo encoder 300 is composed of a pair of recursive systematic convolutional encoders (hereinafter simply referred to as “convolutional encoder”) 301 and 302, each being arranged to include exclusive-OR logical sum elements (EX-OR) 311 to 313 and delay elements (flip-flop: FF) 314 and 315. The turbo encoder also includes an interleaver (π) 303 for effecting interleave operation on the transmitting information u. The turbo decoder 400 is arranged to include soft-output decoders (DEC) 401 and 402 and interleaver (π) 403 and deinterleaver (π⁻¹) 404.

[0017] The convolutional encoder 301 of the turbo encoder 300 is a unit for sending encoded information obtained by encoding the transmitting information u using convolution operation, to the receiving side as an error correcting code y₁. The interleaver 303 is a unit for effecting interleave operation on the transmitting information u using the same operating principle as that of the aforesaid interleaver 100. The convolutional encoder 302 is a unit for sending the encoded information obtained by effecting convolutional encoding on the transmitting information u′ which has been interleaved in the interleaver 303, to the receiving side as an error correcting code y₂.

[0018] That is, the turbo encoder 300 is arranged for sending the transmitting information (information to be decoded) u itself, the error correcting code y₁ about the transmitting information u before the interleave operation and the error correcting code y₂ about the transmitting information u after the interleave operation, to the receiving side as a turbo code.

[0019] On the other hand, the turbo decoder 400 repetitively carries out the following operations. That is, of the received turbo codes [in this case, it is assumed that the transmitting information u, the error correcting code y₁ and y₂ suffer from a noise (error) in the transmitting path 500 and they become received information U, error correcting codes Y₁ and Y₂, respectively], the DEC 401 receives the received information U and effects soft-output decoding thereon by using the error correcting code Y₁ so as to obtain received information U′. Thereafter, the interleaver 403 effects interleave operation of the received information U′ and the DEC 402 effects soft-output decoding on the interleaved signal by using the error correcting code Y₂. Then, the decoded result (received information U″) is deinterleaved in the deinterleaver 404 and obtained signal is fed back to the DEC 401. The DEC 401 again effects soft-output decoding by using error correcting code Y₁. The operations described above is repeated. When the soft-output decoding is effected, MAP (Maximum A Posteriori probability) decoding, SOVA (Soft-Output Viterbi Algorithm) decoding or the like is utilized.

[0020] The interleaver 403 also effects interleave operation on the decoded result supplied from the DEC 401 based on the similar operation principle to that the above interleaver 100. With this interleave operation, the data series as a decoding result from the DEC 401 are supplied to the DEC 402 with the data series matched with the data series of the error correcting code Y2 utilized for soft-output decoding in the DEC 402.

[0021] Further, the DEC 402 is a unit for effecting soft-output decoding (e.g., MAP decoding, SOVA decoding or the like) on the decoded result having undergone the interleave operation by using the error correcting code Y₂. The deinterleaver 404 is a unit for effecting deinterleave operation on the decoded result supplied from the DEC 402 based on the similar operating principle to that of the aforesaid deinterleaver 200, thereby restoring the original data series. With this deinterleave operation, the data series as a result of decoding supplied from the DEC 402 are supplied to the DEC 401 with the data series matched with the data series of the error correcting code Y₁. Thus, the data series are again subjected to soft-output decoding by using the error correcting code Y₁ in the DEC 401.

[0022] As the following operation is repeated in the turbo decoder 400, errors attached to the transmitting information u tend to be removed from the information, and hence the original transmitting information u can be restored with higher degree of accuracy.

[0023] 1. U undergoes soft-output decoding by using Y₁.→U′

[0024] 2. U′ undergoes soft-output decoding by using Y₂.→U″(output undergoing one-time turbo cycle repeat)

[0025] 3. U″ undergoes soft-output decoding by using Y₁.→U′³

[0026] 4. U′³ undergoes soft-output decoding by using Y₂.→U′⁴ (output undergoing two-time turbo cycle repeat)

[0027] 5. U′⁴ undergoes soft-output decoding by using Y₁.→U′⁵

[0028] 4. U′⁵ undergoes soft-output decoding by using Y₂.→U′⁶ (output undergoing three-time turbo cycle repeat)

[0029] (the same operation may be similarly repeated)

[0030] The repeating time is set equal to or less than a saturating number (e.g., about 16 times).

[0031] In this way, the turbo decoder 400 repeats the operations of soft-output decoding, interleave and deinterleave by using the DECs 401 and 402, the interleaver 403 and the deinterleaver 404, whereby data encoded by the turbo coding system can be decoded. The turbo encoding and turbo decoding are described in detail in a reference such as U.S. Pat. No. 5,446,747, for example.

[0032] According to the above-described turbo decoder 400, the operations of interleave and deinterleave are effected independently by the interleaver 403 and the deinterleaver 404. Therefore, the turbo decoder necessarily comes to have a very large-sized circuit.

[0033] In particular, in an actual communication situation, a single unit (in the above example of the data series, each of D000 to D383) of data series (data series as a target of interleave or deinterleave operation) as a decoding result comes to have several tens bits amount. If the single unit of the data series comes to have such a large size, the size of the interleaver (or deinterleaver) (i.e., memory size) will come to have several thousands bits amount, with the result that the above-identified problem will become more conspicuous.

[0034] Further, there is a chance that any arrangement other than the turbo decoder 400 will encounter the above-identified problem. That is, if a transmitter-receiver is arranged to communicate by using an interleaver and a corresponding deinterleaver, it is indispensable to prepare both of the interleaver 100 and the deinterleaver 200 independently if the transmitter-receiver is arranged based on the currently available technology. Therefore, the size of the apparatus will similarly become very large.

[0035] The present invention is made in view of the above aspect. Therefore, an object of the present invention is to provide a turbo decoding apparatus and an interleave-deinterleave apparatus which makes it possible to remarkably reduce the size of the apparatus.

DISCLOSURE OF THE INVENTION

[0036] In order to attain the above object, there is provided a turbo decoding apparatus of the present invention contains at least information to be decoded, an error correcting code for the information which is to be decoded and has not been interleaved on a transmitting side, and an error correcting code for the information which is to be decoded and has been interleaved on the transmitting side while an interleave operation and a deinterleave operation is repetitively carried out together with an error correcting code, characterized by including an error correction decoding unit capable of effecting error correction and decoding on the information to be decoded based on either one of the error correcting codes and a result of error correction and decoding which has been done in a preceding stage, a memory unit for effecting interleave operation and deinterleave operation on the result of error correction and decoding operation provided from the error correction decoding unit, and for outputting the data deriving from the error correction and decoding operation to the error correction decoding unit as a result of error correction and decoding operation which has been done in a preceding stage, and a memory control unit for controlling the order of writing/reading the result of error correction and decoding operation into/from the memory unit so that interleave operation and deinterleave operation can be effected on the result of error correction and decoding operation depending on the error correcting code utilized in the error correction decoding unit.

[0037] According to the turbo decoding apparatus of the present invention, by controlling the writing order and the reading order of the data in accordance with the error correcting code utilized in the error correction decoding unit, the data as the result of error correction decoding can be interleaved and deinterleaved. Therefore, it is unnecessary to provide an interleaver and a deinterleaver independently, thereby minimizing the size and cost of the turbo decoding apparatus.

[0038] The memory control unit may be arranged to include the following components:

[0039] (1) a first address generating unit for generating a series of addresses in a predetermined order for the memory unit;

[0040] (2) a second address generating unit for generating a series of addresses for the memory unit in an order which is different from that of the first address generating unit;

[0041] (3) a pair of address selecting units for selectively connecting one of outputs of the address generating units as a writing address of the memory unit while the other of the outputs of the address generating units as a reading address for the memory unit;

[0042] (4) an interleave mode determining unit for determining whether the error correcting code utilized in the error correction decoding unit is one arranged for the information which is to be decoded before interleave operation on the transmitting side or one arranged for the information which is to be decoded after interleave operation on the transmitting side; and

[0043] (5) an address selection control unit for controlling the pair of address selecting units in such a manner that if the interleave determining unit determines that the error correcting code is one arranged for the information to be decoded before interleave operation, then one of the outputs of the address generating units is selected as the writing address while the other of outputs of the address generating units is selected as the reading address, and if the interleave determining unit determines that the error correcting code is one arranged for the information to be decoded after interleave operation, then the other of the outputs of the address generating units is selected as the writing address while that one of the outputs of the address generating units is selected as the reading address.

[0044] According to the above arrangement of the turbo decoding apparatus of the present invention, if the outputs from the first address generating unit and the second address generating unit are selectively controlled, the resulting data of the error correction decoding data can be satisfactorily controlled in the writing order and the reading order of the data on the memory unit depending on which the interleave or deinterleave is requested. Therefore, the present turbo decoding apparatus having extremely simple construction can be realized.

[0045] The second address generating unit may include a random pattern holding unit having random pattern information held therein for changing the sequence of addresses generated from the first address generating unit at random and outputting a series of addresses therefrom. If the second address generating unit is arranged as above, it becomes unnecessary to prepare two sets of random pattern information for interleave operation and deinterleave operation (i.e., the first address generating unit can be made to serve as not only a unit for interleave operation but also a unit for deinterleave operation). Therefore, cost for carrying out arithmetic operation requested upon determining the random pattern in advance can be remarkably reduced, and moreover the turbo decoding apparatus can be made smaller and constructed at an extremely low cost.

[0046] Further, according to the present invention, there is provided an interleaving-deinterleaving apparatus which includes a memory unit for storing therein data so that the data can be subjected to interleave and deinterleave operation, a first address generating unit for generating a series of addresses in a predetermined order for the memory unit, a second address generating unit for generating a series of addresses to the memory unit in an order which is different from that of the first address generating unit, a pair of address selecting units for selectively outputting one of outputs from the address generating units for a writing address of the memory unit while the other one of the outputs from the address generating units for a reading address for the memory unit, and an address selection control unit for controlling the pair of address selecting units in such a manner that the pair of address selecting units selects the outputs of the address generating units as the writing address and the reading address depending on the cases in which the data is requested to be interleaved or to be deinterleaved.

[0047] According to the above interleave-deinterleave apparatus of the present invention, one of outputs from the address generating units (two kinds of address data series differing from each other in its generating order) can be selected as the writing address or the reading address depending on whether the data is to be interleaved or to be interleaved. Therefore, the single memory unit can function as not only an interleaver but also as a deinterleaver. As a result, it becomes unnecessary to independently provide an interleaver and a deinterleaver for carrying out interleave operation and deinterleave operation, with the result that the apparatus can be made small and hence the apparatus can be constructed at an extremely low cost.

[0048] In this case, the address selection control unit may be arranged to control the pair of address selecting units in such a manner that if the data is to be interleaved, the output of the first address generating unit is selected as the writing address while the output of the second address generating unit is selected as the reading address, respectively, and if the data is to be deinterleaved, the output of the second address generating unit is selected as the writing address while the output of the first address generating unit is selected as the reading address, respectively.

[0049] Conversely, the address selection control unit may control the pair of address selecting units in such a manner that if the data is to be interleaved, the output of the second address generating unit is selected as the writing address while the output of the first address generating unit is selected as the reading address, respectively, and if the data is to be deinterleaved, the output of the first address generating unit is selected as the writing address while the output of the second address generating unit is selected as the reading address, respectively.

[0050] In both of the above cases, one of the interleaving function and the deinterleaving function can be selected by simply selecting one of the outputs from the address generating units. Therefore, the present apparatus can be constructed to have a very simple arrangement.

[0051] Also in the present interleave-deinterleave apparatus, the second address generating unit may include a random pattern holding unit for holding random pattern information which is used for rearranging the sequence of addresses, generated from the first address generating unit, at random and which is used for outputting the rearranged addresses. Also in this case, it becomes unnecessary to prepare two sets of random pattern information for interleave operation and deinterleave operation, (i.e., the first address generating unit can be made to serve as not only a unit for interleave operation but also a unit for deinterleave operation). Therefore, cost for carrying out arithmetic operation requested upon determining the random pattern in advance can be remarkably reduced, and moreover the present apparatus can be made smaller and constructed at an extremely low cost.

BRIEF DESCRIPTION OF THE DRAWINGS

[0052]FIG. 1 is a block diagram showing an arrangement of a turbo decoder (turbo decoding apparatus) as one embodiment of the present invention;

[0053] FIGS. 2(A) to 2(H) are timing charts for explaining the operation of the turbo decoder as the embodiment;

[0054]FIG. 3 is a block diagram particularly showing an interleave-deinterleave unit employed in the turbo decoder as the embodiment;

[0055]FIG. 4(A) is a block diagram showing an arrangement of a deinterleaver according to the present embodiment;

[0056] FIGS. 4(B) and 4(C) are diagrams showing a series of address output and series of input/output data for explaining the operation of the deinterleaver shown in FIG. 4(A);

[0057]FIG. 5 is a block diagram showing another arrangement of the interleave-deinterleave apparatus according to the present embodiment;

[0058]FIG. 6(A) is a block diagram showing an arrangement of a conventional interleaver;

[0059]FIG. 6(B) is a diagram showing a series of address output and series of input/output data for explaining the operation of the interleaver shown in FIG. 6(A);

[0060]FIG. 7 is a diagram explaining the image on the operation of the interleaver shown in FIG. 6(A);

[0061]FIG. 8(A) is a block diagram showing an arrangement of a conventional deinterleaver;

[0062] FIGS. 8(B) and 8(C) are diagrams showing a series of address output and series of input/output data for explaining the operation of the deinterleaver shown in FIG. 8(A);

[0063]FIG. 9 is a diagram explaining the image on the operation of the interleaver shown in FIG. 8(A);

[0064]FIG. 10 is a block diagram showing an example of arrangement of the main portion of a communication system to which a conventional arrangement including a turbo coding system and a turbo decoding system is applied.

BEST MODE FOR CARRYING OUT THE PRESENT INVENTION

[0065] A mode for carrying out the present invention will hereinafter be described with reference to drawings.

[0066]FIG. 1 is a block diagram showing an arrangement of a turbo decoder (turbo decoding apparatus) as one embodiment of the present invention. As shown in FIG. 1, similarly to the aforesaid turbo decoder 400 described with reference to FIG. 10, the turbo decoder 1 is arranged to carry out decoding on a turbo code which has been encoded by the turbo encoder 300. According to the present embodiment, the turbo decoder 1 is arranged to include RAMs 2-1 to 2-3, a RAM selecting switch 3, a soft-output decoder (DEC) 4, an interleave/deinterleave RAM (π⁽⁻¹⁾) 5, an address generating counter 6, an address generating unit 7, a writing address selecting switch (SW1) 8-1, a reading address selecting switch (SW2) 8-2, an output selecting switch 9 and a switch control unit 10.

[0067] According to the assumption of the present embodiment, “turbo encoding system and turbo decoding system” is applied to a mobile communication system employing a CDMA (Code Division Multiple Access) system. For example, the turbo encoder 300 is provided on the transmitting side at a position where a transmitting information u is subjected to a primary modulation (e.g., QPSK or the like) and a position where the same information is subjected to a spread spectrum modulation. The turbo decoder 1 is provided on the receiving side at a position where received information U after the spread spectrum demodulation is inputted.

[0068] The above-described RAMs 2-1 and 2-3 are units for storing therein turbo codes [received information (information to be decoded) U, error correcting codes Y₁, Y₂] which have suffered from error in the transmitting path 500 upon transmission from the turbo encoder 300. According to the present embodiment, the received information U and error correcting codes Y₁, Y₂ are controlled in writing in and reading from the RAMs in accordance with the counts generated by the address generating counter 6.

[0069] According to the present embodiment, for the sake of convenience of explanation, similarly to the aforesaid conventional example described with reference to FIGS. 6(A), 6(B), 7, 8(A) to 8(C) and 9, it is assumed that each of the data series of the received information U, error correcting codes Y1, Y2 and resulting decoded data of the soft-output from the DEC 4 are composed of 16×24=384 (D000 to D383) data pieces. For this reason, the count generated from the address generating counter 6 ranges from 0 to 383. Thus, as will be described later on, turbo decoding is carried out at the period of data series unit (cycle).

[0070] Also in the present embodiment, the above error correcting code Y₁ is obtained in such a manner that the transmitting information u is encoded in a convolutional encoding in the turbo encoder 300 before the transmitting information u undergoes interleave operation in the interleaver 303 (that is, the error correcting code Y₁ serves as one effecting on the transmitting information u in the turbo encoder 300 before interleave operation). Conversely, the error correcting code Y2 is obtained in such a manner that the transmitting information u is encoded in a convolutional encoding in the turbo encoder 300 after the transmitting information u undergoes interleave operation in the interleaver 303 (that is, the error correcting code Y₁ serves as one effecting on the transmitting information u in the turbo encoder 300 after interleave operation).

[0071] The RAM selecting switch 3 is a unit for selectively switching an output from the RAM 2-2 (i.e., the error correcting code Y₁) and an output from the RAM 2-3 (i.e., the error correcting code Y₂) from each of the RAMs 2-1 to 2-3. According to the present embodiment, the output terminal of the RAM selecting switch 3 is alternately connected to one of the A-side terminal and the B-side terminal under the control of the switch control unit 10.

[0072] The DEC (error correction decoding unit) 4 is arranged similarly to the DEC 401 or the DEC 402 which were described with reference to FIG. 10. In this case, the error correction decoding unit 4 effects soft-output decoding (error correction decoding: e.g., MAP decoding) on the received information U based on either of the error correcting codes Y₁ or Y₂) and data deriving from the soft-output decoding having effected in a preceding step U′ (except for the first received information) which are supplied through the terminal selected by the RAM selecting switch 3. That is, according to the turbo decoder 1 of the present embodiment, the RAM selecting switch 3 is provided so that the DECs 401 and 402, which are provided in the conventional turbo decoder 400, are replaced with a single unit of error correction decoding unit 4.

[0073] The interleave-deinterleave RAM (memory unit) 5 is a unit for storing therein data resulting from the soft-output decoding (hereinafter simply referred to as “decoded result”) supplied from the DEC 4 so that the supplied data can be interleaved and deinterleaved. The decoded result after the interleave-operation or the deinterleave operation is fed back to the DEC 4 as the above-mentioned past decoded result U′.

[0074] The address generating counter (first address generating unit) 6 is a unit for sequentially counting a series of numbers from 0 to 383 so that the count thereof is supplied to the interleave-deinterleave RAM 5 (hereinafter referred to as RAM 5) as a series of addresses (A000 to A383). The address converting unit (second address generating unit) 7 is a unit for generating a series of address for the RAM 5 in an order which is different from the order in which the addresses are generated from the address generating counter 6. In this example, the order of the series of addresses generated from the address generating counter 6 (A000 to A383) are rearranged to form with an interval of 16 counts (A000, A016, A032, . . . , An*16(mod383), A351, A367, A383) and the series of addresses are supplied to the RAM 5 as addresses.

[0075] For this reason, the address converting unit 7 is arranged to include an interleave pattern ROM (address generating pattern holding unit) 71 (hereinafter simply referred to as “ROM 71”) which has information stored therein interleave pattern information for address generating order conversion [concretely, for example, if x is taken as a count of the address generating counter 6, corresponding address is made to be x*16(mod383), or random pattern information (i.e., address converting table)].

[0076] The writing address selecting switch 8-1 selects one of the output (address) from the address generating counter 6 and the output (address) of the address converting unit 7, whereby either of the address series is selected as a writing address series for the RAM 5. In this example, as shown in FIG. 1, if the switch 8-1 connects its output terminal to the A-side terminal, the output from the address generating counter 6 is selected as the writing address for the RAM 5 while if the switch 8-1 connects its output terminal to the B-side terminal, the output from the address converting unit 7 is selected as the writing address for the RAM 5.

[0077] Conversely, the reading address selecting switch 8-2 selects one of the output (address) from the address generating counter 6 and the output (address) of the address converting unit 7, whereby either of the address series is selected as a reading address series. As for example shown in FIG. 1, if the switch 8-2 connects its output terminal to the A-side terminal, the output from the address converting unit 7 is selected as the reading address for the RAM 5 while if the switch 8-2 connects its output terminal to the B-side terminal, the output from the address generating counter 6 is selected as the reading address.

[0078] In this example, the switches 8-1 and 8-2 are arranged to change their connection to the A-side or B-side simultaneously under the control of the switch control unit 10 (i.e., control is made to prohibit the state that the switch 8-1 connects the A-side terminal and the switch 8-2 connects the B-side terminal or the state that the switch 8-1 connects the B-side terminal and the switch 8-2 connects the A-side terminal at a time). That is, the switches 8-1 and 8-2 are arranged to function as an address selecting unit such that one of the outputs from the address generating counter 6 and the address converting counter 7 is supplied to the RAM 5 as a writing address and the other of the same is supplied to the RAM 5 as a reading address.

[0079] The output selecting switch 9 is turned to ON state when the decoded result is outputted after the turbo decoding is completed. For example., if the repeating time of the decoding operation in the DEC 4 reaches a saturation time, with the result that error correction function is no longer advantageously effected, the output selecting switch 9 is brought to ON state under control of the switch control unit 10.

[0080] According to the present embodiment, the above saturation time becomes about 16 (the saturation time in the arrangement shown in FIG. 10)×2=32 if the MAP decoding is applied to the DEC 4, because two time repeat of decoding in the DEC 4 is equivalent to one time decoding in the DEC 401 and the DEC 402 shown in FIG. 10.

[0081] The switch control unit 10 is a unit for controlling the whole switching operation effected in the respective switches 3, 8-1, 8-2 and 9. The switch control unit 10 controls the respective switches 3, 8-1, 8-2 as main switching units of the present embodiment in the following manner.

[0082] (1) When the switch 3 connects its output terminal to the A-side terminal (i.e., the error correcting code Y₁ is utilized in decoding in the DEC 4), then the switches 8-1 and 8-2 also connect their output terminals to the A-side terminals, respectively. If the switches are placed in this connection status, the connection arrangement of the RAM 5, the address generating counter 6 and the address converting counter 7 becomes equivalent to that of the interleaver 100 shown in FIG. 6(A). As a result, the decoding result (D000 to D383) supplied from the DEC 4 is written in the RAM 5 in accordance with the address series (A000 to A383) generated from the address generating counter 6, and thereafter the same are read from the RAM 5 in accordance with the address series having a regular interval of 16 addresses generated from the address converting unit 7. In this way, the interleave operation is effected.

[0083] (2) When the switch 3 connects its output terminal to the B-side terminal (i.e., the error correcting code Y₂ is utilized in decoding in the DEC 4), then the switches 8-1 and 8-2 also connect their output terminals to the B-side terminals, respectively. If the switches are placed in this connection status, the connection arrangement of the RAM 5, the address generating counter 6 and the address converting counter 7 becomes equivalent to that shown in FIG. 4(A). As a result, the decoding result supplied from the DEC 4 is written in the RAM 5 in accordance with the address series having a regular interval of 16 addresses generated from the address converting unit 7, and thereafter the same are read from the RAM 5 in accordance with the address series (A000 to A383) generated from the address generating counter 6.

[0084] Accordingly, if the input data series has an order from D000 to D383, the data series are written and read in the order shown in FIG. 4(B) However, if the input data series after the interleave operation are arranged as shown in FIG. 4(A), then the writing and the reading are carried out in the order shown in FIG. 4(C), with the result that the output data series from the RAM 5 restores the order before the above interleave operation is effected (i.e., deinterleave operation is effected).

[0085] That is, according to the turbo decoder of the present embodiment, if the switching control unit 10 controls the switching operation of the switches 8-1 and 8-2, the portion composed of the RAM 5, the address generating counter 6 and the address converting unit 7 can function as an interleaver or a deinterleaver (i.e., the turbo decoder includes the interleave-deinterleave apparatus 11 as for example shown in FIG. 3).

[0086] In order to carry out the above switching control, the switching control unit 10 comprises a switch control counter 111 and a count monitoring unit 112, for example.

[0087] In this case, the switch control counter 111 is a unit for counting the count for switching control based on the count value of the address generating counter 6. According to the arrangement of the present embodiment, by taking delay deriving from the decoding processing in the DEC 4 account, for example, if the counting period (from 0 to 383) of the address generating counter 6 is regarded as a unit period, the switch control counter 111 incrementally counts one by one from zero at every three periods.

[0088] The count monitoring unit 112 is a unit for monitoring the count value of the counter 111. In this case, for example, the count monitoring unit 112 determines whether the count is odd number or even number, and if it is determined the count is an even number (including zero), the switches 3, 8-1, and 8-2 are switched to A-side terminals while if it is determined the count is an odd number, the switches 3, 8-1, and 8-2 are switched to B-side terminals.

[0089] If the count of the counter 111 reaches, for example, 31 (that is, the repeating time of decoding operation effected in the DEC 4 reaches 32, or the saturation time), the count monitoring unit 112 determines that the turbo decoding has been completed. Then, the count monitoring unit 112 changes the output selecting switch 9 to the ON status.

[0090] Now, operation of the turbo decoder 1 of the present embodiment arranged as described above will hereinafter be described with reference to timing charts of FIGS. 2(A) to 2(H).

[0091] Initially, when the first decoding step is started, the switch control unit 10 makes the RAM selecting switch 3 select the A-side terminal so that the received information U undergoes the soft-output decoding by using the error correcting code Y₁ (the switch 9 is in the OFF state). Thus, in accordance with the count of the address generating counter 6 [see FIG. 2(A)], the received information U and the error correcting code Y₁ are sequentially read from the RAM 2-1 and 2-2 [see timing points T0 to T1 in FIGS. 2(A) and 2(B)], and supplied to the DEC 4.

[0092] The DEC 4 effects the soft-output decoding on the received information U based on the supplied error correcting code Y₁ (timing point T1 to T2). At this time, since the count monitoring unit 112 determines that the count of the counter 111 is zero (even number), the switch control unit 10 makes the switches 8-1 and 8-2 select the respective A-side terminals [see FIG. 2(H)].

[0093] In this way, the decoding result of the DEC 4 is written in the RAM 5 in accordance with the sequence address generated from the address generating counter 6 [see timing point T2 to T3 in FIG. 2(F)]. Thereafter, the written data are read in accordance with the series of address having a regular interval of 16 addresses supplied from the address converting unit 7 [see timing point T3 to T4 in FIG. 2(G)]. Thus, interleave operation is accomplished.

[0094] The processing of decoding has been carried out so far, the count of the counter 111 becomes 1 (odd number) [see timing point in FIG. 2(A)]. Therefore, the switch control unit 10 makes the switches 3, 8-1 and 8-2 to be switched to the B-side terminal in turn.

[0095] In response to the changing of the terminals of the switches, the decoding result after the interleave operation (past decoding result U′), the received information U, and the error correcting code Y₂ is inputted to the DEC 4. The DEC 4 effects second time soft-output decoding based on the supplied information (timing point T4 to T5). At this time, the received information U is again inputted to the DEC 4. This is because difference between the past decoding result U′ and the received information U is taken and the following decoding processing is effected based on the difference and the error correcting codes Y₁ and Y₂. Accordingly, if the DEC 4 is provided with a memory for storing therein the received information U, the received information U need not to be inputted to the DEC 4 every time.

[0096] The decoding result of the DEC 4 is inputted to the RAM 5. At this time, since the switches 8-1 and 8-2 are switched to the B-side terminal [see timing point T5 in FIG. 2(H)], the decoding result is written into the RAM 5 in accordance with the series of addresses having the regular interval of 16 supplied from the address converting unit 7 [see timing point T5 to T6 in FIG. 2(F)]. Thereafter, the decoding result are read in accordance with the address series having an incrementing order generated from the address generating counter 6 [see timing point T6 to T7 in FIG. 2(G)]. In this way, the deinterleave operation is accomplished.

[0097] The switches 3, 8-1 and 8-2 are alternately switched each time the decoding operation is repeated, i.e., repeated three times, four times and so on in a similar manner. If the count of the counter 111 reaches, for example, 31 (i.e., 32^(nd) decoding step is completed), the switch 9 is controlled to be in ON state and the recording result is allowed to be generated therefrom.

[0098] That is, the address generating counter 6, the address converting unit 7, the switches 8-1, 8-2 and the switch control unit 10 are collectively arranged to function as a memory control unit 12 in which the decoding results are controlled in writing in the RAM 5 or reading from the same so that the interleave operation and deinterleave operation are effected in accordance with the error correcting codes Y₁ and Y₂ utilized in the DEC 4.

[0099] For this reason, the count monitoring unit 112 functions as an interleave determining unit for determining whether the error correcting code utilized in the DEC 4 is of the transmitted information u before the interleave operation in the turbo encoder 300 (Y₁) or of the transmitted information u after the interleave operation in the turbo encoder 300 (Y₂).

[0100] The switch control unit 10 is arranged to function as an address selection control unit for controlling the switches 8-1 and 8-2 in such a manner that if the count monitoring unit 112 determines that the error correcting code utilized in the DEC 4 is the error correcting code Y₁, the output from the address generating counter 6 is selected as the writing address while the output from the address converting unit 7 is selected as the reading address, and if the count monitoring unit 112 determines that the error correcting code utilized in the DEC 4 is the error correcting code Y₂, the output from the address converting unit 7 is selected as the writing address while the output from the address generating counter 6 is selected as the reading address.

[0101] That is, in the interleave-deinterleave apparatus 11 (see FIG. 3), the switch control unit 10 controls the switches 8-1 and 8-2 so that the outputs from the address generating units 6 and 7 are selected as the writing address and reading address in a different manner depending on cases where data (decoding result) are to be interleaved or to be deinterleaved.

[0102] As described above, according to the turbo decoder 1 of the present embodiment, the switch control unit 10 controls the switches 8-1 and 8-2 depending on the error correcting codes Y₁ and Y₂ utilized in the DEC 4, whereby the decoding result deriving from the DEC 4 can be controlled in writing order into the RAM 5 and the reading order from the same. Therefore, the decoding result can selectively undergo the interleave operation or the deinterleave operation in response to the switching control. Accordingly, it becomes unnecessary for the turbo decoder 1 to have an interleaver and a deinterleaver independently.

[0103] Therefore, the turbo decoder 1 can be implemented with about half the size of circuit compared with a conventional decoder, with the result that the turbo decoder 1 can be remarkably small-sized and implemented at remarkably small cost. In particular, since the turbo decoder of the present embodiment is arranged to include the RAM selecting switch 3, operation of the conventional turbo decoder 400 can be realized by the single unit of DEC 4. Therefore, the size and cost of the arrangement thereof can be further reduced.

[0104] As described above, the present embodiment has a simple arrangement. That is, the switch control unit 10 controls the switches 8-1 and 8-2 so that the outputs (addresses) from the address generating units 6 and 7 are selected as the writing address and the reading address for the RAM 5 depending on whether the decoding result is to be interleaved or deinterleaved. Therefore, the interleave operation and the deinterleave operation can be effected in the single unit of the RAM 5. Accordingly, the turbo decoder 1 can be controlled with ease. Moreover, it becomes possible to expect great contribution in small-sizing of the turbo decoder 1.

[0105] Further, according to the present embodiment, if the address converting unit 7 is provided with a ROM 71 having stored therein random pattern information which is utilized for changing the order of the output (series of addresses) generated from the address generating unit 6 (in the above case, the series of addresses are changed into a series having a regular interval of 16 addresses), it becomes unnecessary to prepare two kinds of random pattern information for interleave operation and deinterleave operation (i.e., the address generating counter 6 can serve as a counter for interleave operation and deinterleave operation).

[0106] Therefore, the turbo decoder 1 can be remarkably relieved from a burden which is requested when random pattern information is created in advance by carrying out arithmetic operation. Moreover, the turbo decoder 1 can be further small-sized and made at smaller cost.

[0107] In particular, (though in the above example, the random pattern is not a simple rule such that the series of addresses are made to be changed into a series having a regular interval of 16 addresses) interleave (deinterleave) operation, actually effected in the turbo coding-decoding system, is a complicated interleave (deinterleave) operation known as “random interleave (deinterleave)”, it is extremely advantageous that only one kind of random pattern information is sufficient to prepare for effecting the interleave or deinterleave operation.

[0108] Also in the above embodiment, the error correcting codes Y₁ and Y₂ utilized in the DEC 4 is made to start alternate switching from the status of the error correcting code Y1 (i.e., the switch 3 is made to start alternate switching from the A-side connection status), the alternate switching may be started from the status of the error correcting code Y2 (i.e., the switch 3 is made to start alternate switching from the B-side connection status). If the switching is controlled as described above, the same effect will be obtained.

[0109] In this case, however, contrary to the above example, the switch control unit 10 shall be arranged to start the alternate interleave-deinterleave operation to be effected on the decoding result from the DEC 4 from the status of deinterleave operation. Therefore, the switches 8-1 and 8-2 shall start the switching from the B-side connection status.

[0110] Further, according to the interleave-deinterleave apparatus 11 of the present embodiment, when data (decoding result) is read (i.e., the switches 8-1 and 8-2 are switched to A-side), the rearrangement of the data series (interleave) using the random pattern information stored in the address converting unit 7 is effected, and when the data is written (i.e., the switches 8-1 and 8-2 are switched to B-side), the rearrangement of the data series (deinterleave) using the same random pattern information is effected. However, the relationship between the switch connection status and which operation of the interleave or the deinterleave is effected may be inversely settled.

[0111] That is, as shown in FIG. 5 for example, if the above random pattern of x*16(mod383) stored in the ROM 71 is replaced with another random pattern of x*24mod(383), the following operation will be expected. That is, when the switches 8-1 and 8-2 are switched to B-side, data will be written in accordance with an address series having a regular interval of 24 addresses generated from the address converting unit 7, and the data will be read from the memory in accordance with the incremental address series generated from the address generating counter 6. Therefore, the interleave-deinterleave apparatus 11′ shown in FIG. 5 serves as an interleaver which effects interleave operation upon writing data.

[0112] Conversely, if the switches 8-1 and 8-2 are switched to A-side, data will be written in accordance with the incremental address series generated from the address generating counter 6, and the data will be read from the memory in accordance with an address series having a regular interval of 24 addresses generated from the address converting unit 7. In this way, the interleave-deinterleave apparatus 11′ serves as a deinterleaver which effects deinterleave operation upon reading the data.

[0113] Accordingly, if the ROM 71 is made to have the random pattern of x*24mod(383) stored therein (i.e., the interleave-deinterleave apparatus 11′ shown in FIG. 5 is applied to the turbo decoder), the switch control unit 10 shall be arranged to control the switches 8-1 and 8-2 in the following manner. That is, when the data (decoding result) is to be interleaved (the switch 3 is switched to A-side), the switches 8-1 and 8-2 are switched to B-side so that the output from the address converting unit 7 is selected as a writing address while the output from the address generating counter 6 is selected as a reading address. Further, when the data is to be deinterleaved (the switch 3 is switched to B-side), the switches 8-1 and 8-2 are switched to A-side so that the output from the address generating counter 6 is selected as a writing address while the output from the address converting unit 7 is selected as a reading address.

[0114] Also in this case, it is needless to say that effects or advantages similar to those of the aforesaid embodiment will be obtained.

[0115] Others

[0116] While in the above embodiment description has been made on a case in which the interleave-deinterleave apparatus 11 (or 11′) is applied to the turbo decoder 1, it is needless to say that application of the interleave-deinterleave apparatus 11 (11′) is not limited to the turbo decoder 1. That is, the interleave-deinterleave apparatus can be applied to any system in which both of interleave operation and corresponding deinterleave operation are requested to be executed. Also in this case, the system, to which the interleave-deinterleave apparatus is applied, can be implemented at an extremely small size.

[0117] Also, in the above embodiment, description has been made on a case in which the number of data pieces composing the input data series to be interleaved and deinterleaved is set to 384 (D000 to D383) for convenience of explanation, and the random pattern information utilized upon the interleave and deinterleave operation is of x*16(mod383) [or alternatively, x*24(mod383)], the present invention is not limited to these conditions. Namely, even if the input data series may be composed of different number of data pieces than that of the above case, the same effects or advantages can be obtained.

[0118] Although the arrangement of the present embodiment, as shown in FIG. 1, is merely one example. Therefore, any arrangement can be taken so long as the arrangement can implement at least the operations illustrated in the timing charts shown in FIGS. 2(A) to 2(H).

[0119] While in the above embodiment, description has been made on a case in which the present invention is applied to a mobile communication system utilizing a CDMA system, the present invention is not limited thereto but can be applied to systems such as a multiple access radio communication system using other systems, e.g., FDMA (Frequency Division Multiple Access), TDMA (Time Division Multiple Access) or other desired communication system and so on. Also in these applications, the effects or advantages similar to those of the above embodiment will be obtained.

[0120] The present invention is not limited to the above-described embodiments but various modifications can be effected without departing from the gist of the present invention.

INDUSTRIAL APPLICABILITY

[0121] As described above, according to the present invention, since a single memory unit can function as an interleaver and a deinterleaver, a mobile communication system needs not to be provided with an interleaver and deinterleaver independently. Therefore, a communication equipment, in which interleave operation and deinterleave operation are requested to carry out, can be remarkably made small and made at smaller cost. Thus, it is expected that the utility of the present invention is extremely high. 

1. A turbo decoding apparatus (1) for decoding a turbo code containing at least information to be decoded (U), an error correcting code (Y₁) for the information to be decoded (U) before interleave operation on a transmitting side (300), and an error correcting code (Y₂) for the information which is to be decoded (U) after interleave operation on the transmitting side (300) while interleave operation and deinterleave operation repetitively carried out by using an error correcting code, characterized by comprising: an error correction decoding unit (4) capable of effecting error correction and decoding on the information to be decoded (U) based on either one of the error correcting codes (Y₁, Y₂) and a result of error correction and decoding operation which have been-done in the preceding stage; a memory unit (5) for effecting interleave operation and deinterleave operation on the result of error correction and decoding operation supplied from the error correction decoding unit (4), and outputting the data deriving from the error correction and decoding operation to the error correction decoding unit (4) as a result of error correction and decoding operation which have been done in the preceding stage; and a memory control unit (12) for controlling the order of writing/reading the result of error correction and decoding operation into/from the memory unit (4) so that interleave operation and deinterleave operation can be effected on the result of error correction and decoding operation depending on the error correcting code (Y₁, Y₂) utilized in the error correction decoding unit (4).
 2. A turbo decoding apparatus according to claim 1, wherein the memory control unit (12) is characterized by comprising: a first address generating unit (6) for generating a series of addresses in a predetermined order for the memory unit (5); a second address generating unit (7) for generating a series of addresses in an order which is different from that of the first address generating unit (6), for the memory unit; an address selecting unit (8-1, 8-2) for selectively outputting one of outputs of the address generating units (6, 7) as a writing address for the memory unit (5) while the other of the outputs of the address generating units as a reading address for the memory unit (5); an interleave mode determining unit (112) for determining whether the error correcting code utilized in the error correction decoding unit (4) is one corresponding to the information to be decoded (U) before interleave operation on the transmitting side or one corresponding to the information to be decoded (U) after interleave operation on the transmitting side; and an address selection control unit (10.) for controlling the address selecting unit in such a manner that if the interleave mode determining unit (112) determines that the error correcting code is one corresponding to the information to be decoded before interleave operation, then one of the outputs of the address generating units (6 or 7) is selected as the writing address while the other of the outputs of the address generating units (7 or 6) is selected as the reading address, and if the interleave determining unit determines that the error correcting code is one corresponding to the information to be decoded after interleave operation, then the other of the outputs of the address generating units (7 or 6) is selected as the writing address while that one of the outputs of the address generating units (6 or 7) is selected as the reading address.
 3. A turbo decoding apparatus according to claim 1, wherein the second address generating unit (7) is characterized by comprising: a random pattern holding unit (71) for holding random pattern information which is used for rearranging the sequence of addresses, generated by the first address generating unit (6), at random and which is used for outputting the rearranged addresses.
 4. An interleaving-deinterleaving apparatus characterized by comprising: a memory unit (5) for storing therein data which is to be interleaved and deinterleaved; a first address generating unit (6) for generating a series of addresses in a predetermined order for the memory unit (5); a second address generating unit (7) for generating a series of addresses to the memory unit in an order which is different from that of the first address generating unit (6); an address selecting unit (8-1, 8-2) for selectively outputting one of outputs of the address generating units (6, 7) as a writing address of the memory unit (5), and outputting the other of the outputs of the address generating units as a reading address for the memory unit (5); and an address selection control unit (10) for controlling the address selecting unit (8-1, 8-2) in such a manner that the address selecting unit selects the outputs of the address generating units (6 or 7) as the writing address and the reading address depending on whether the data is to be interleaved or deinterleaved.
 5. An interleaving-deinterleaving apparatus according to claim 4, characterized in that the address selection control unit (10) controls the address selecting unit (8-1, 8-2) in such a manner that if the data is to be interleaved, the output of the first address generating unit (6) is selected as the writing address while the output of the second address generating unit (7) is selected as the reading address, respectively, and if the data is to be deinterleaved, the output of the second address generating unit (7) is selected as the writing address while the output of the first address generating unit (6) is selected as the reading address, respectively.
 6. An interleaving-deinterleaving apparatus according to claim 4, characterized in that the address selection control unit (10) controls the address selecting unit (8-1, 8-2) in such a manner that if the data is to be interleaved, the output of the second address generating unit (7) is selected as the writing address while the output of the first address generating unit (6) is selected as the reading address, respectively, and if the data is to be deinterleaved, the output of the first address generating unit (6) is selected as the writing address while the output of the second address generating unit (7) is selected as the reading address, respectively.
 7. An interleaving-deinterleaving apparatus according to claim 4, wherein the second address generating unit (7) is characterized by comprising: a random pattern holding unit (71) for holding random pattern information which is used for rearranging the sequence of addresses, generated by the first address generating unit (6), at random and which is used for outputting the rearranged addresses. 